| c  | D  | Dall | No |
|----|----|------|----|
| Э. | о. | NOII | NO |

## VLSI SYSTEM DESIGN 6<sup>th</sup>/ECE/EMP/EEE/ ECEII/6188/0161/6922/May'10

|               | 6"'/ECE/EMP/EEE/ ECEH/6188/0161/6922/May'16  |    |  |  |  |
|---------------|--|----|--|--|--|
| Durat         | ion: 3Hrs M.Marks=75   |    |  |  |  |
|               | SECTION A  |    |  |  |  |
| Note:         | All questions in this section are compulsory.  |    |  |  |  |
| Q1. D         | o as directed: $10x1.5=15$   |    |  |  |  |
| a.            | VHDL stands for VHDL is an event-driven language. (T/F).   |    |  |  |  |
| b.            | VHDL is an event-driven language. (T/F).   |    |  |  |  |
| c.            | Identifiers are user defined words to name objects in VHDL.  |    |  |  |  |
| d.            |  |    |  |  |  |
| e.            | Operator which calculates remainder in VHDL is .   |    |  |  |  |
| f.            | Operator which calculates remainder in VHDL is  Thigh attribute in VHDL will show value in T.  Symbol for "not equal to" sign in VHDL is |    |  |  |  |
| g.            | Symbol for "not equal to" sign in VHDL is .  |    |  |  |  |
| h.            | FPGA stands for .  |    |  |  |  |
| i.            | FPGA stands for  Sequential system contains, which differentiates it from combinational system VHDL models can be of, andtypes           | 1. |  |  |  |
| j.            | VHDL models can be of, and types.  |    |  |  |  |
| -             |  |    |  |  |  |
|               | SECTION B  |    |  |  |  |
| Q2: A         | ttempt any FIVE questions. 5x6=30  |    |  |  |  |
| a.            | Describe the features of VHDL.   |    |  |  |  |
| b.            | What are the basic design units in VHDL?   |    |  |  |  |
| c.            |  |    |  |  |  |
| d.            |  |    |  |  |  |
| e.            | Differentiate between CPLDs and FPGAs?   |    |  |  |  |
| f.            | f. How hardware description languages are different from high level computer programming languages                                       |    |  |  |  |
|               | like C++ and BASIC.  |    |  |  |  |
| g.            | Write VHDL code for half adder circuit.  |    |  |  |  |
| J             |  |    |  |  |  |
|               | SECTION C  |    |  |  |  |
| Attem         | pt any THREE questions 3x10=30   |    |  |  |  |
| <b>Q3.</b> Ex | xplain various data types used in VHDL.  |    |  |  |  |
| <b>Q4.</b> W  | That is delay? Explain various models of delay as used in VHDL.  |    |  |  |  |
| <b>Q5.</b> D  | esign a combinational circuit of multiplexer with four input lines using VHDL.   |    |  |  |  |
|               | esign a sequential circuit of 4-bit up counter with VHDL.  |    |  |  |  |
|               | rite note on any <b>TWO</b> :  |    |  |  |  |
| -             | (a) PLAs   |    |  |  |  |
|               | (b) FPAA   |    |  |  |  |
|               | (c) Concurrent Statements  |    |  |  |  |

(c) Concurrent Statements